DE LA RECHERCHE À L'INDUSTRIE



COMPUTING ELEMENT EVOLUTION AND ITS IMPACT ON SIMULATION CODES

P(ND)²-2 2014 Guillaume Colin de Verdière

OCTOBER 14TH, 2014

P(ND)^2-2

www.cea.fr

Abstract:

This talk will cover the evolution of processing elements we will have in the forthcoming supercomputers. From this technological survey we will explain the impacts that technology will force on the simulation codes and why we won't avoid them.

Computer architectures are getting more and more complex



Certaint : dissipated power : $P = P_d + P_s$



- $P_d = C_e \times F \times V^2$ dynamic • $P_s = V \times I_f$ static
- To limit P
- Limit/Reduce voltage
 - ex: Pentium 4 = 1.7V; Nehalem = 1.247V
- Limit/reduce frequencies
 - Nehalem = 2.8GHz, GPU = 1.1GHz
- To increase compute power at constant thermal power
- Increase compute core count
- Consequence
- Your program must be parallel!

o I_f : leakage o C_e : capacity of the material • V : voltage • F : frequency (is a function of V too) 1 core per processor Frequency F •1 core • F/2 ²rocessor •1 core • F/2 1 core CEA, DAM, DIF, F-91297 Arpajon, France | October 14th, 2014 | PAGE 4

DE LA RECHERCHE À L'INDUSTRI

More performance = more cores

- Options are coming from the market constraints and from the history of the providers
- Hybrid computers are on the riseTop500 : 8 hybrids in the top 20
 - #1 et #2 are hybrid machines
- An early try: Road Runner
- Use the processor of a game console
- The « GPU » way

NVIDIA, AMD

INTEL

- Comes from a specific world : game and graphics
 - An opportunity to broaden its market shares
- A big number of simple cores (one core = 1 pixel)

The « Manycore » way

- Comes from a general purpose world
 - Capitalize on the existing software ecosystem
- A "managed" amount of cores of mid size power





Road Runner (IBM) @ LANL

- #1 of June 2008 TOP 500
- 1,026 petaflop/s
 - Should have been #36 top500 June 2014 !
- 6562 AMD dual-core Opteron
- 12240 Cell Broadband Engine
- First Hybrid Architecture
- Large programming effort to reach performance







The CELL Architecture CEA, DAM, DIF, F-91297 Arpajon, France | October 14th, 2014 | PAGE 6

DE LA RECHERCHE À L'INDUSTRI

The « GPU » track

- Track of NVIDIA & AMD
- Working on pixels pushes massive parallelism
- Relies on programs using a very large number of threads
- The hardware introduces constraints on the programming style
 - E.g.: branches, synchronizations...
- Can be seen as a big vector machine (data parallel)

Potentially large performance

- Yet requires a special programming of suitable algorithms
 Still need a CPU and memory (usually twice the size of the GPU one) and an external link (PCIExpress, NVlink)
 - Incurs additional costs (big ones)
 - Emphasizes the importance of data locality
 - Increases the cost of data movements
- Some success stories at CEA



The ROMEO machine @ URCA #184 Top500 06/14(384TFlop/s) #6 Green500 NVIDIA K20X

CHAMPAGNE



The « Manycore » track

- Track followed by Intel
 - "Keeps" the compatibility with the leading X86 architecture
- Claim a simplicity of programming
 - Intel follows OpenMP standard only



- Considered by Intel as a serious milestone on the road towards the Exascale
 - Evolution of the entire software ecosystem to follow













64 cores



Xeon Phi Manycore KNL (2015)





Knights Landing Processor Architecture

Up to 72 Intel Architecture cores based on Silvermont (Intel® Atom processor)

- Four threads/core
- Two 512b vector units/core
- Up to 3x single thread performance improvement over KNC generation

Full Intel® Xeon processor ISA compatibility through AVX-512 (except TSX)

6 channels of DDR4 2400 MHz -up to 384GB

36 Ianes PCI Express* Gen 3

8/16GB of high-bandwidth on-package MCDRAM memory >500GB/sec

200W TDP

- Innovative architecture
- 72 cores + 4 threads / core
- Unavoidable multithreading
- Introduction of the stacked memory [by HMC] (B/W ↑, latency ≡)
- Will have a big Impact on codes (control array placement in memory)
- 2 vector units for each core
- Will deliver most of the compute power of the KNL
- Vector programming is mandatory
- Internal NUMA effects will appear



Fusion architecture by AMD Tegra architecture by NVIDIA

- Goal: put the GPU closer to the CPUs
- No more communications via the PCI-Ex
- Easy resource management for the code developper

Constraints

- Required modification to the O/S
- Need a software ecosystem tailored to these architectures
 - Which standards ?
 - AMD favors OpenCL, OpenMP 4.0
 - NVIDIA favors CUDA, OpenACC
- Solutions not yet applicable to HPC
- Primary market = laptops, tablets, smartphonesFast evolution to come





CEA, DAM, DIF, F-91297 Arpajon, France | October 14th, 2014 | PAGE 11



- The Integrated Graphic Processor (IGP) is very efficient for OpenCL (1.2) programs
- Haswell desktop
- Intel favors OpenMP 4.0
- The software ecosystem is large

4th Generation Intel® Core™ Processor Die Map 22nm Tri-Gate 3-D Transistors



Cez

Concept of an Exaflop machine(NVIDIA)

- Dense assembly of specialized components
- LC = Latency core : classical CPU for sequential parts
- SM = Symmetric Multicore : SIMT engine (GPU type) for massively parallel operations
- NoC = Network on Chip : coherent data exchange between functional units
- The question of the software (standards) still remains



CEA, DAM, DIF, F-91297 Arpajon, France | October 14th, 2014 | PAGE 13

Conclusions

The big trends

• Hardware

